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ABSTRACT
This project was an evaluation of a PMOS op amp
characteristics. Due to nonworking op amps, SPICE
simulation and design layout were investigated.
Results show that new design and fabrication are
needed.
I NTRODUCT ION
The op amp, designed to operate with +1- 9 volts power supplies.
has been fabricated at RIT for possible commercial applications.
It consists of two gain stages with an overall gain of 2000. The
first gain stage is a differential Input stage with a gain of 50.
One of its differential outputs is level shifted using a source
follower .Its other output is used to establish a reference bias
voltage for the source follower through a saturated load. The
second gain stage has. a gain of 40 with its output bufferred by
ar~ output stage to enable the op-amp to drive low impedance
loads. The op amp circuit is shown in Figure l,and its layout is
given in Appendix I.
FIGURE 1. PMOS Op Amp Schematic Diagram
The operational amplifier parameters to be evaluated were
broken down into four categories: open-loop differential
~~~racteriSt1C5,0jjtPUt signal response,iflPut error signals,arid
common-mode characteristics. In this section,theSe parameters
will be defined. And in each case,practiCal test circuits for
parameter measurement are presented and described.
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The open loop gain of the op amp Is measured by plotting the
input voltage versus output voltage with a load resistance of 20K
El). The input signal (sweep) has enough amplitude to drive the
output into saturation in both the plus and minus directions.
Gain is equal to any output voltage change divided by -the input
voltage change that causes it. The slope of the curve at any
point depicts the small signal gain near that point.
Output resistance of an op amp is the effective output
source resistance when operated open loop. Using the open-loop
parameter test method above, the output resistance of an op amp
is measured by observing the low frequency gain decrease produced
by the load [2). The gain decrease results from the output
voltage division across the output resistance and the load
resistance, and the loaded gain is
Ao’ = ((R1O(~d,(Ro+Rload))R1oad
Then the output resistance will be
Ro = ((AO/A0’)l)RlOOd
unity-gain bandwidth is the frequency range from direct
current to that frequency at which the open loop gain crosses
unity. Because of slewing rate limiting, only srnall-sigfl&
response Is achieved at this frequenCY,afld the output test signal
should be observed to ensure that the amplifier is in linear
operation. The unity gain bandwidth is measured in a closed-loop
circuit as in Figure 2 to avoid being affected by the highly
amplified noise common to the open-looP test circuits.
fc = frequency at
which Vo = -Vs
FIGURE 2. Unity-gain Bandwidth Test Circuit
Slewing rate Is the maximum rate of change of output
voltage. In general, slewing rate is measured in the unity-gain
voltage follower circuit of Figure 3. The amplifier is driven by
a high frequency square wave . The slew rate is found as the
slope of the transition between the output extremes.
Offset voltage is an Important parameter when an op-amp is
used to amplify small direct voltages • This is the differential
dc input voltage required to provide zero output voltage with no
Input signal or source resistance. The offset value is measured
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at room temperature. To facilitate the measurement of the input
offset voltage a high-gain test circuit is used to amplify the
offset as indicated In Figure 4 [2].
FIGURE 3. Test Circuit For Slew Rate
Vos = —(Vo/lOQI)
Vo = —((Rl+R2)/Rl)VOS
FIGURE 4. Input Offset Voltage Test Circuit
Input offset current is the DC biasing current required at
either input to provide zero output voltage with no Input signal
or offset voltage. The Input bias current Is the gate leakage
current of an input FET. The input bias currents are measured by
forcing them to flow In large resistors, as in the test circuit
of Figure 5,which are bypassed to reduced noise. The output
voltage is essentially the product of one of the resistors and
the associated current. It is typically necessary to null the






For Vo much larger
than Vos
FIGURE 5. Measurement Circuit for Input Bias Currents





Input offset current is the difference between two input
bias currents. This difference current is measured as indicated
in Figure 5. Since the measurement takes the difference between
two currents which are of the same order of gnitude,it is
necessary to match the two resistors to within about .1 percent.
Common mode rejection ratio is the ratio of the differential
voltage gain to the common-mode voltage gain. The CMRR is a
figure of merit comparing the gain received by differential
signals with that received by common-mode signals. The common
mode gain is often a non linear function of the corrwnon-mode
voltage level, especially for FET input amplifiers. For this
reason the full common-mode voltage swing must be used in
measuring CMRR . This is achieved by using the difference
amplifier circuit of Figure 6. For well-matched or balanced
resistors as indicated, the signal at the two inputs is
essentially a common-mode signal. However, the common-mode
unbalance of the amplifier produces an output error voltage and
an associated differential input voltage Vi=Vo/Ad. Then the
common-mode rejection ratio can be written t2]
CMRR = Ad/Acm = (Vo/Vi)/(Vo/Vcm) = Vcm/Vi
where Ad is the differential gain,Acm is the common-mode gain Vo
is the output voltage, Vi is the differential input voltage, Vcm
is the common-mode input voltage. This can be rewritten
cons I der i ng
Vo = ((R1+R2)/R1)/Vl
Vcm Vs for R2 very large compared to Ri
The common-mode rejection ratio Is then expressed simply in terms
of the input and output signals by combining the last three
relationshiPS to get
CtIRR = ((Rl+R2)/R1)VS/V0
FIGURE 6. Common Mode Rejection Ratio Measurement Circuit
where Vs is the input voltage
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Power supply rejection ratio may also be plotted and
measured with a curve tracer. PSRR shows the effects that a
change in power supply voltage may have on the output of an
op- mp. Either the positive or negative supply may be changed to
show the effect. The output of the op-amp is held dote to zero
volts during these changes by applying the rt~ht amount of
voltage between its inputs. Input voltage is plotted against
power supply voltage (I).
EXPER I tIENT
Prefabricated PMOS op amp were diced,rnOUflted,afld wired
bonded for testing. The op amp were inoperable even at other
values of VDD and vss. Threshold voltage of discrete P-ch
transistors were obtained (Appendix II) and compared to the
designed value. Several on-wafer op amp were probe tested
showing flOfl working op amps. SPICE simulation using actual
threshold voltage was done (Appendix II). Design layout was also
checked.
RESULT/DISCUSSION
Table I is a sumary of the testing and simulation results.
The discrete P-ch transistor threshold voltage ranged from -4.5
to -5 compared to -3 volts as designed. Design layout checking
revealed that transistor MB was improperlY designed with ratio
TABLE I. SPICE Simulation Results
I ~ I I I
\ POWER +/-9 +9/-S
NSS \ SUPPLY volts volts
I I I
I I I I
~W/L = W/L = W/L =





I I I I
I I I I
1.55E12 ~CURRENT CURRENT CURRENT
(Vth-4.6v) ~SOURCE SOURCE SOURCE
~lSOFF 150FF 150FF
W/L inverted. The SPICE simulation results,USifl9 +/—9 volts
power supply’ showed that for the designed W/L ratio of 10/100
and threshold voltage of -3 volts, the op amp functions as
expected though with a higher gain than was designed (i.e. 73DB
instead of 66DB). This is due to the non unity gain of the
source follower and the output stage. SPICE simulation using the
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W/L of 100/10, i.e.actual layout, with the same -3 volts
threshold show a constant DC transfer curve of Vout constant at
5.43 volts For any value of yin From -2 to 2. For NSS value of
i.55E12 which gives an equivalent threshold voltage of -4.6
volts. The current source MB is off. The op iç was also
simulated at supply power of -9/+5 volts with threshold voltage
of -4.6 volts. Again, the current source MB is off. In surlynary,
SPICE simulation showed that, with the wrong W/L ratio for MB and
actual Vth,nOfl of the op amp would work.
CONCLUSION
Actual measurements of the op amp parameters were not
possible due to the non working op amps. However, a revision of
the layout with the change of W/L ratio for transistor MB from
100/10 to 10/100 together with a tighter controlled process to
produced the wanted threshold voltage of -3 volts would fix the
problem.
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